We Develop noise styles that capture decoherence, readout error, and gate imperfections for this specific processor. We then carry out noisy simulations of the strategy to be able to account to the observed experimental https://zaniiiiiii.blogspot.com/2024/06/zain-saleem.html